Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
191	Convert RISC Databases for ERN (NSW DET) From late 2007, The NSW Education Department commenced a rollout of a new Student ID/Enrolment number, referred to as ERN. A new, unique 9-digit enrolment number is being allocate Add to Reading List Source URL: marilliondesigns.com Language: English - Date: 2012-01-17 00:17:08 Instruction set Central processing unit Classes of computers Reduced instruction set computing
192	A Quick Safari Through the Reconfiguration Jungle Patrick Schaumont Ingrid Verbauwhede Majid Sarrafzadeh Add to Reading List Source URL: www.cs.berkeley.edu Language: English - Date: 2003-06-11 14:31:52 Reconfigurable computing Parallel computing Central processing unit Microprocessors Tensilica Field-programmable gate array Instruction set LEON Reconfigurability Computer architecture Computer hardware Electronic engineering
193	PDF Document Add to Reading List Source URL: www.blackhat.com Language: English - Date: 2014-12-16 19:06:27 Central processing unit Vector processor SIMD MD5 Cell X86 SSE2 Instruction set Computer architecture Computing Parallel computing
194	PDF Document Add to Reading List Source URL: www.slac.stanford.edu Language: English - Date: 2011-07-15 16:44:08 Instruction set IBM System/3 Processor register TI-990 Addressing mode Computer architecture Instruction set architectures Central processing unit
195	Quick Start Guide Incorporation of MICs in Application Execution Goal - The compute nodes of Stampede incorporate 2 Sandy Bridge CPUs chips + (1 or 2) Xeon Phi chips. While the instruction sets of the CPU and Phi chips a Add to Reading List Source URL: portal.tacc.utexas.edu Language: English - Date: 2013-10-03 17:16:35 Computer hardware Microprocessors Central processing unit Thread OpenMP X86 Computing Computer architecture Parallel computing
196	Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling Deian Stefan1 , Pablo Buiras2 , Edward Z. Yang1 , Amit Levy1 , David Terei1 , Alejandro Russo2 , and David Mazières1 1 Add to Reading List Source URL: www.scs.stanford.edu Language: English - Date: 2013-09-10 17:45:07 Computer architecture CPU cache Cache Scheduling Thread System Idle Process Cray MTA Computing Central processing unit Computer memory
197	PDF Document Add to Reading List Source URL: edblog.hkedcity.net Language: English - Date: 2014-08-13 05:52:36 Computer engineering Instruction cycle Microarchitecture Instruction set Memory address Accumulator Memory data register Datapath Classic RISC pipeline Computer architecture Computer hardware Central processing unit
198	This is the author’s version of the work. The definitive work was published in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), Dresden, Germany, March 24-28, 2014. Code Generation for Emb Add to Reading List Source URL: www12.informatik.uni-erlangen.de Language: English - Date: 2014-03-25 17:29:01 Graphics hardware OpenCL Graphics processing unit CUDA OpenCV Mali Very long instruction word Parallel computing Multi-core processor GPGPU Computing Computer hardware
199	In the Proceedings of the 35th International Symposium on Microarchitecture, Instabul, Turkey, NovemberVector Vs. Superscalar and VLIW Architectures for Embedded Multimedia Benchmarks Christoforos Kozyrakis Electr Add to Reading List Source URL: iram.cs.berkeley.edu Language: English - Date: 2003-01-09 09:33:02 Parallel computing Classes of computers Central processing unit Instruction set architectures Superscalar Very long instruction word SIMD Microarchitecture Instruction set Computer architecture Computing Computer engineering
200	PDF Document Add to Reading List Source URL: www.manning-source.com Language: English - Date: 2004-02-11 18:21:51 XML Functional languages Technical communication XSLT XSL XML transformation language Processing Instruction XPath Standard Generalized Markup Language Computing Markup languages Web standards

UPDATE